ASIC Digital Design Engr, Sr I
Synopsys, Inc
PORTUGAL - Portugal
há 3 dias

Job Description and Requirements

As a member of the Synopsys mixed signal IP team you will work with global teams to define and develop testplan, testbench and testcases to verify mixed signal (digital and analog) designs.

Position Responsibilities :

  • Generates verification specifications.
  • Determines test bench design and test cases.
  • Evaluates and exercises various aspects of the development flow which may include such items as Verilog / SystemVerilog development, functional simulation, constraint development, test planning, behavioral modeling, and verification coverage metrics.
  • Generates documentation for test plans, verification environments, and usage.
  • Participate in evaluation and troubleshooting of digital and mixed signal designs.
  • Requirements :

  • Candidate should have a strong desire to learn and explore new technologies.
  • Demonstrates good communication skills in English.
  • Demonstrates good analysis and problem-solving skills.
  • Prior knowledge and experience of CAD tool for development are required.
  • Working knowledge of high speed interface protocols such as HBM, DDR, DFI.
  • Working knowledge of Verilog and SystemVerilog.
  • Experience with scripting languages
  • Understanding of verification methodology such as UVM is a plus.
  • Typically requires a minimum of 5 years of related experience in verification.
  • Increva-se
    Adicionar aos favoritos
    Remover dos favoritos
    Increva-se
    Meu e-mail
    Ao clicar em "Continuar", você concorda que a neuvoo coleta e processa seus dados pessoais, que você forneceu neste formulário, para criar uma conta neuvoo e assinar nossos alertas por e-mail, de acordo com nossa Política de Privacidade . Você pode retirar seu consentimento a qualquer momento, seguindo estas etapas .
    Continue
    Formulário de candidatura